2003 2008 AMD application bandwidth breakthrough cache compiler cpu delay electro eliminate engine express final google high index indexing Intel live memory mii mpio msn multicore multipath Niagara ogresteak optic Page release robin rollback search server Session slow speed STM system target test thread tripple tripplecore UI web Window yahoo
In Phenom, each core has 64KB data and 64KB instruction level 1 cache as well as 512 MB level 2 cache. The entire chip sports an additional 2MB of level 3 shared cache. While Phenom provides 4MB between L2 and L3 cache (of which any core can access 2.5MB), it does not seem to come in more expensive version with larger cache option. This may put the chip at disadvantage as Intel's quads ship with 8MB L2 cache and Extreme comes with 12MB cache. Both version offer each core access the entire area of shared memory cache.
permanent link to article http://freecash.hogger.net/quad_core_phenom_sweetens_the_cache
USB 3.0 will bring tenfold increase in speed
Transactional Memory and Intel STM compiler - how does it work
IIS7 on Vista and 2003/2008 Server various versions
Software Project Management
AMD's New Tripple Core Phenom due in 2008
IBM paving the optical way
HDVMD - Not Another One!
HDDVD vs. Blu-Ray Format war - how do I know it's over?
Making the switch/upgrading to blu-ray
Buying HD television - Don't buy 720